Introduction
Engineering Change Order is a technique how the industries incorporate last minute design changes. If there is a bug in RTL or suppose design is not meeting timing, it is possible to incorporate those changes through ECO, without the need of resynthesize and entire physical design flow. Thus ECO plays a major role in SOC design cycle time reduction.
Majority of the ECO techniques are freeze silicon based and focuses on the usage of available spare cells in the design to accomplish the required functional changes/ incorporating timing fix. Many literatures are already available for ECO using spare cells. In [1] , author speaks about efficiently using the available spare cells in the design by technology remapping based on the wiring cost. In [2] , a unified approach for functional ECO considering the timing constraints is discussed. In [3] , author discussed about hold violation removal problem for today's industrial designs by linear programming based methodology to model the setup and hold-time constraints. Then based on the solution to the linear programming, buffers are inserted as delay elements to solve hold violations. In [4] , the concept of skew scheduling by adjusting skew to Flip Flop to improve the performance is discussed. Compared to freeze silicon based ECO, pre silicon based ECO are also very important and plays a significant role in SOC timing closure. Once the design is placed and routed, if there is a bug in the design which is causing the functional failure or timing violation, resynthesizing the design and carrying out placement and routing again is not a feasible as it is time consuming. So there is an immense need of efficient ECO technique to handle these last minute changes. Most of the timing ECO techniques which are already proposed concentrates on the data path optimization for fixing setup/ hold. These data path optimization are done either by cell sizing (increasing the drive strength) or inserting buffers. In some cases, routing with higher metal layer, changing cell to low Vt cell also accomplishes the purpose. But one can think of touching the clock path and experiment on Clock Tree Synthesis CTS. Clock path rescheduling means performing clock push/ pull by inserting or removing clock buffers. The idea is to utilize the positive slacks at the fanout cone of the clock tree element as a safe margin and then fix the negative slacks on other paths incrementally through clock tree restructuring/ resizing. [5] Major challenges with the proposed method: 1. Finding a common point on the clock tree where the ECO patch can be placed such that it will help in fixing multiple failing end points.
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DOI: 10.9790/4200-0703013541 www.iosrjournals.org 36 | Page 2. Checking the fanout cone of the clock tree restructuring / resizing element, so that restructuring doesn't result in negative slack across the paths which were not failing before. i.e Fixing negative margin for some path shouldn't create new paths with negative slack. 3. Fix should be MCMM aware (Multi Corner Multi Mode). Before inserting/removing any buffers, we should check its impact on setup/ hold across multiple corner including max, min, typical and across multiple modes including scan, functional. 4. If clock rescheduling is not possible or not feasible, then performing regular data path optimization by gate sizing and buffer insertion.
Fig.I Flow chart of the proposed algorithm
The rest of paper is organized as follows. Section II explains the Clock path ECO approach. Section III explains the Data path ECO approach. Finally Section IV discusses results obtained and conclusion.
II. Approach & Algorithm For Clock Path Eco
The algorithm here tries to find out a point (cell) in the clock tree, which is common to multiple failing end points in the design. Inserting an ECO patch, by clock rescheduling at this common point helps in fixing the timing violation across multiple failing end points, instead of performing data path ECO on all paths. The figure 2 shows the main advantage of clock path ECO. Suppose there are multiple paths which are violating setup as shown in row 2. Performing data path ECO will tries to upsize the cells on all the failing paths as shown in Fig 2b, which will unnecessarily results in area and power overhead. In such case, finding a common point in clock tree which is driving all these failing end points and inserting few buffers on clock path will fix the setup violation across all these failing paths as shown in Fig 2c. If there is no such common point in clock tree, then the algorithm performs usual data path fixing by gate sizing or insert buffer. There are some prerequisites before performing clock ECO: 1. CTS done and is stable with balanced skew. 2. Clock transition violations should be fixed prior to clock rescheduling. Because clock transition creates unnecessary skew and results in inaccurate delay calculations.
The clock ECO algorithm takes a set of Failing End Points as input. The clock pins of each FEP is backtraced and all points in clock path are stored in separate lists. Each list is sorted and first common clock buffer amongst all lists is greped. Then the slack checking is done across multiple corners and multiple modes before pushing / pulling clock. The slack checking is done to ensure the positive safe margin at the fanout cone of clock tree restructuring element and exploit this safe margin (useful skew) to fix negative slack on violating path. If anyone path at the fanout cone has negative margin, then it is not preferred to do clock push/ pull. Regular data path ECO is preferred in such case. Figure 3 and 4 shows how the slack checking is done before clock push / pull. 
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III. Approach & Algorithm For Data Path Eco
Based on the drive strengths either VT swapping is chosen or upsizing (upsize to the maximum size available except for don't touch and don't use cell list). The alternative cell with the best input slew is chosen for replacement. Its slew value is compared against the path slack value. If it's lesser than that, the driver cell is successfully replaced with this alternative cell and the value equivalent to path slack value is updated for the next iteration. Iteration continues till either the slack of the path significantly improves or the list gets exhausted. In such a case, the next path of a group is taken into consideration. During ECO flow we can also specify the margin for setup/ hold fix. This is called margin based setup / hold fixing. For example, if majority of the paths are violating hold by margin of0 to -500ps, we can fix negative hold paths in the range 0 to -500ps, while ignoring those with negative margin worse than -500ps. 
IV. Results And Conclusion
The presented algorithm is implemented as a tcl script (Tool Command Language) in a UNIX machine with i5 core, 4GB RAM, 2.5 GHz CPU. Several industrial designs are taken for experimental purpose. Synopsys Primetime tool version k-2015 is used as a main tool for performing timing analysis. Table 1 shows the comparison of Worst Negative Slack WNS, Total Negative Slack TNS, Failing End Points FEP and number of size cell commands between data path ECO using proposed algorithm and ECO using existing Primetime ECO utility (fix_eco_timing). The Figure 6 shows the respective fix rate interms of WNS, TNS, and FEP. The proposed algorithm results matches pretty good as compared with the existing primetime utility. To conclude, the proposed algorithm shows a better fix rate of 30.98%interms of Worst Negative Slack, 63.63% interms of Total Negative Slack, 58.19% interms of Failing End Points. However the main disadvantage of clock path ECO is that, it creates skew in clock tree and results in imbalanced CTS. So prefer clock tree ECO only if it targets fixing a bunch of failing end points. Performing clock rescheduling to fix one / two paths is not advisable.
